

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/709,130	04/15/2004	Michel E. Bohn	BUR920040072US1	3129
23550	7590 06/05/2006		EXAMINER	
HOFFMAN '	WARNICK & D'ALESS	LAM, NELSON C		
75 STATE ST			ART UNIT	PAPER NUMBER
ALBANY, N		2825		
			DATE MAILED: 06/05/2006	5

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
Office Action Comments	10/709,130	BOHN ET AL.				
Office Action Summary	Examiner	Art Unit				
	Nelson Lam	2825				
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address				
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DATE of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. If NO period for reply is specified above, the maximum statutory period we failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	TE OF THIS COMMUNICATION 6(a). In no event, however, may a reply be time ill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	lely filed the mailing date of this communication. O (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed on 15 Ap	oril 2004.					
,	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under E	•					
Disposition of Claims						
4)⊠ Claim(s) <u>1-20</u> is/are pending in the application.						
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1-20</u> is/are rejected.						
7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and/or	election requirement.					
Application Papers						
9)⊠ The specification is objected to by the Examiner.						
10)⊠ The drawing(s) filed on <u>15 April 2004</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11) The oath or declaration is objected to by the Ex	aminer. Note the attached Office	Action or form PTO-152.				
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of:						
1. Certified copies of the priority documents						
2. Certified copies of the priority documents						
3. Copies of the certified copies of the prior	•	ed in this National Stage				
application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.						
See the attached detailed Office action for a list	of the certified copies not receive	u.				
Attachment(s)	. .	(DTO 440)				
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 4) Interview Summary (PTO-413) Paper No(s)/Mail Date						
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date		atent Application (PTO-152)				
S. Dotant and Trademady Office						

Art Unit: 2825

DETAILED ACTION

1. Responsive to communication on 04/15/2004. Application 10/709,130 has been examined. In the examination of 10/709,130, claims 1-20 are pending.

Specification

2. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 4. Claims 1-20 are rejected under 35 U.S.C. 102(e) as being anticipated by Barrett et al. (US Patent Application Publication No. US 2005/0055661 A1).

As per **claim 1**, Barrett discloses a method for generating a process aid on a wafer, the method comprising the steps of:

entering a process technology and a process aid type to be built into a program ([0011]; [0022]; Fig. 2, #200; [0024]);

reading technology design rules and process aid parameters for the process aid type into the program (Fig. 2, #210; [0025]; [0026]);

Art Unit: 2825

accessing a process aid instruction file to attain instructions for building the process aid ([0027]); and

building the process aid in on the wafer using the instructions based on the technology design rules and the process aid parameters ([0012]; Fig. 2, #205; [0025]; [0037]).

As per claim 2, Barrett discloses the method of claim 1, wherein the building step includes building the process aid in one of a kerf and a sacrificial die on the wafer ([0007]; [0010]).

As per **claim 3**, Barrett discloses the method of claim 1, wherein the instructions include scheme code ([0014]; [0041]; [0042], where Java software is a form of scheme code).

As per claim 4, Barrett discloses the method of claim 1, further comprising the step of documenting the process aid ([0022]; Fig. 1, #120; Fig. 2, #130; [0027]).

As per **claim 5**, Barrett discloses the method of claim 4, wherein the documentation includes process aid location ([0020]; [0024]).

As per **claim 6**, Barrett discloses the method of claim 1, further comprising at least one of the steps of verifying the process aid against production data and testing the process aid ([0033]; Fig. 2, #265; [0034]).

As per claim 7, Barrett discloses the method of claim 1, further comprising the step of rerunning the step of building ([0040]).

As per claim 8, Barrett discloses a system for generating a process aid on a wafer (Fig. 1; [0022]), the system comprising:

Art Unit: 2825

means for entering a process technology and a process aid type into a program ([0011]; [0022]; Fig. 2, #200; [0024]);

means for reading technology design rules and process aid parameters for the process aid into the program (Fig. 2, #210; [0025]; [0026]);

means for accessing a process aid instruction file to attain instructions for building the process aid ([0027]); and

means for building the process aid on the wafer using the instructions based on the technology design rules and process aid parameters ([0012]; Fig. 2, #205; [0025]; [0037]).

As per **claim 9**, Barrett discloses the system of claim 8, wherein the process aid is one of an electrical device and an optical device ([0005]; [0006]).

As per **claim 10**, Barrett discloses the system of claim 8, wherein the instructions include scheme code ([0014]; [0041]; [0042], where Java software is a form of scheme code).

As per claim 11, Barrett discloses the system of claim 8, further comprising means for documenting the process aid ([0022]; Fig. 1, #120; Fig. 2, #130; [0027]).

As per claim 12, Barrett discloses the system of claim 11, wherein the documentation includes process aid location ([0020]; [0024]).

As per claim 13, Barrett discloses the system of claim 8, further comprising means for verifying the process aid against production data ([0033]; Fig. 2, #265; [0034]).

Art Unit: 2825

As per claim 14, Barrett discloses the system of claim 8, further comprising means for testing the process aid ([0033]; Fig. 2, #265; [0034]).

As per **claim 15**, Barrett discloses a computer useable medium program product comprising a computer having computer readable program code embodied therein for generating a process aid on a wafer ([0014]; [0023]), the program product comprising:

program code configured to allow entering a process technology and the process aid type ([0011]; [0022]; Fig. 2, #200; [0024]);

program code configured to read technology design rules and process aid parameters for the process aid (Fig. 2, #210; [0025]; [0026]);

program code configured to access a process aid instruction file to attain instructions for building the process aid ([0027]); and

program code configured to build the process aid on the wafer using the instructions based on the technology design rules and process aid parameters ([0012]; Fig. 2, #205; [0025]; [0037]).

As per claim 16, Barrett discloses the program product of claim 15, wherein the process aid is one of an electrical device and an optical device ([0005]; [0006]).

As per claim 17, Barrett discloses the program product of claim 15, wherein the instructions include scheme code ([0014]; [0041]; [0042], where Java software is a form of scheme code).

As per **claim 18**, Barrett discloses the program product of claim 15, further comprising program code configured to document the process aid ([0022]; Fig. 1, #120; Fig. 2, #130; [0027]).

Art Unit: 2825

As per **claim 19**, Barrett discloses the program product of claim 15, further comprising program code configured to verify the process aid against production data ([0033]; Fig. 2, #265; [0034]).

As per **claim 20**, Barrett discloses the program product of claim 15, further comprising program code configured to test the process aid ([0033]; Fig. 2, #265; [0034]).

Conclusion

5. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Nelson Lam whose telephone number is 571 272-8318. The examiner can normally be reached on Monday-Friday from 9am - 5pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jack Chiang can be reached on 571 272-7483. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Page 7

Nelson Lam

Assistant Examiner

Art Unit 2825

A. M. Thompson
Primary Examiner
Technology Center 2800